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The charging characteristics of metal-oxide-semiconductor p-type structures containing Au
nanocrystals in SiO2 gate oxide were studied. The Au nanocrystals of 2–3 nm in diameter are
self-assembled from the agglomeration of an ultrathin Au layer embedded in SiO2 matrix by
annealing at 600 °C. A large hysteresis loop is found in the capacitance-voltage C-V relation even
at a low operating voltage 2 V, indicating its significant charge storage effect. Different charging
rates for two kinds of trapped carriers electron and hole were found from C-V measurement under
various scan rates. The relatively stable retention characteristic for holes trapped in the Au
nanocrystals at room temperature was also demonstrated. © 2006 American Institute of Physics.
DOI: 10.1063/1.2161816Due to the rapid advancement of nanotechnologies, the
nanoscale electronic and optoelectronic products have at-
tracted enormous attention in recent years, such as the nano-
crystal memory which is made of a new metal-oxide-
semiconductor MOS structure with metal or semiconductor
nanocrystal embedded in the gate dielectric.1–9 The nano-
crystal memory has advantages of low power and high stor-
age applications,1–4 compared with conventional floating-
gate electrically erasable programmable read-only memories.
According to previous literature and related reports, the per-
formance and characteristics of nanocrystal memories are
strongly dependent on the nanocrystal size, shape, distribu-
tion, and position in the gate oxide.3,10–13 It is known that the
ultrathin metal films deposited on oxide tend to ball up due
to its high surface energy. In this work, the rf-magnetron
sputtering deposition of Au on SiO2/Si was used to fabricate
the Au nanocrystals in MOS structure, and its charging char-
acteristics were studied.
A sandwich structure containing a thin tunnel oxide layer
of SiO2, an ultrathin Au layer, and a control oxide layer of
SiO2 were prepared. Prior to the deposition, all the substrates
were cleaned with standard RCA recipes and the native oxide
was removed by diluted hydrofluoric acid. After that, back-
side ion implantation of the silicon wafer was carried out to
form the ohmic contact. The dry oxidation process to form a
2.5-nm-thick thermal SiO2 layer as tunnel oxide was con-
ducted at 900 °C in pure oxygen ambient on 100 p-type
5–10  cm Si wafers. An Au layer of 2 nm thickness and
a control oxide layer of 24 nm were deposited subsequently
at room temperature by rf-magnetron sputtering with a low
power giving a deposition rate of 12 and 3 nm/min, respec-
tively. The low power of sputtering is to reduce the bombard-
ment of the tunnel oxide. The specimens were then annealed
at 600 °C for 3 min in N2 ambient, which resulted in trans-
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crystals embedded in SiO2 matrix.5,6
The MOS capacitors were then fabricated by deposition
of Pt top electrode 200 m in diameter with the hard mask
process at 250 °C to improve the adhesion between the Pt
and SiO2. For a comparison, a reference sample made with
pure SiO2 gate oxide of 26.5 nm 2.5 nm thermal oxide
+24 nm sputtered oxide was also prepared under the same
process. The MOS structure was examined by high resolu-
tion transmission electron microscopy TEM to observe the
morphology and distribution of nanocrystals. X-ray photo-
electron spectroscopy XPS was also employed to charac-
terize the chemical state of Au nanocrystals. The high-
frequency capacitance-voltage C-V and charge retention
characteristics at 1 MHz of the MOS capacitors were mea-
sured at room temperature by HP 4284A.
The cross-sectional and plane-view of transmission elec-
tron microscopy of the gate dielectric containing Au nano-
crystals are shown in Figs. 1a and 1b, respectively. It can
be clearly observed from Fig. 1a that the nanocrystals are
formed at the interface between thermal oxide and sputtered
oxide. From Fig. 1b, it is noted that the Au nanocrystals are
mostly spherical and well isolated in the SiO2 matrix. In
addition, the nanocrystals have a narrow size distribution in
the range of 2–3 nm with a high density of
2.54*1012 cm−2. The high nanocrystal density would pro-
vide a conspicuous memory effect.
The chemical state of Au in the SiO2 matrix was then
examined by XPS with a resolution of 0.3 eV in the mea-
sured binding energy. As shown in Fig. 2, the binding energy
difference between Au 4f7/2 and Au 4f5/2 is 3.62 eV which
is very close to the standard value, 3.67 eV, of metallic Au
and there is no other peak present in the spectrum. It indi-
cates that metallic Au nanocrystals are formed in the SiO2
matrix. The studies of Au thin films on Si have reported
evidence of silicides formed after annealing at or above the
14–17Au–Si eutectic temperature 964 °C. However, as our
© 2006 American Institute of Physics2-1
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tic temperature, there should be no Au silicides formed in the
surrounding of the Au nanocrystals.
Figure 3 shows the typical high-frequency 1 MHz
capacitance-voltage C-V relations measured from the MOS
capacitors with and without embedded Au nanocrystals. The
C-V relations were obtained with gate voltage swept from
accumulation to inversion and reverse at room temperature.
The nanocrystal-embedded MOS structure exhibits clear
hysteresis in the C-V relations accompanied by a large flat-
band voltage shift, Vfb, indicating the significant charge
storage effect. Note that the C-V hysteresis loops are coun-
terclockwise in relation to the substrate injection of charges
into the nanocrystals.18,19 In contrast, only a negligible C-V
hysteresis is observed from the reference sample without em-
bedded Au nanocrystals, which demonstrates that the flat-
band voltage shift resulting from oxide trap charges or mo-
bile ions is negligible. Therefore, the charge storage effect
mainly comes from the Au nanocrystals embedded in the
MOS capacitor. Moreover, we found an interesting phenom-
enon in the C-V relations using different scan ranges of gate
voltage. For the measurement performed under low scan
voltage range, e.g., ±2 and ±3 V, the opening of C-V hyster-
esis loops occurs more significantly toward the positive side
of gate voltage than the negative side, indicating that the
electron is easier to inject into the Au nanocrystals than the
hole through the thermal oxide. It can be realized from the
difference in tunneling probability between these two carri-
ers. From theoretical derivation,20 the tunneling probability






2mU − E E U ,
where E is energy of carriers, U is barrier height, a is barrier
width, and m is effective mass of carriers. The energy barrier
is about 3.1 eV for electrons and about 4.3 eV for holes be-
tween Si and SiO2. In addition, the effective mass of hole is
heavier than electron. Thus, the tunneling probability of hole
is much smaller than that of electron. However, as gate volt-
age increases, the holes can get enough energy to overstride
FIG. 3. High-frequency capacitance-voltage curves of a MOS with/without
Au nanocrystals embedded in the SiO2 matrix.FIG. 1. The cross-sectional TEM image of Au nanocrystals embedded in the
SiO2 matrix with 2.5-nm-thick tunnel oxide and b the plane-view image ofFIG. 2. The x-ray photoelectron spectroscopy spectra of Au 4f electrons
from Au nanocrystals. Straight line and empty circles indicate experimentalthe energy barrier and inject into the Au nanocrystals result-
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The scan-rate dependence of stored charges in each nano-
crystal evaluated from flatband voltage shift is shown in Fig.
4. Consistent with the above speculation, as scan rate in-
creases, the amount of stored holes decrease due to lower
tunneling probability, but the amount of stored electrons re-
mains unchanged.
Charge-retention characteristics of Au nanocrystals in
the MOS capacitors were then investigated at room tempera-
ture using ±6 V gate voltage stress for 1, 10, and 30 s, re-
spectively. The change of stored charges as a function of
duration time after writing trapping of electrons or erasing
trapping of holes is shown in Fig. 5 We can clearly see that
the initial amount of stored charges is smaller for shorter
stressing time, which is apparently related to the low prob-
ability of carrier tunneling through the thermal oxide and
injecting into the Au nanocrystals. As the stressing time in-
creases to over 10 s, the stored charges will then reach a
saturation state. For electrons stored in the nanocrystals, it
will attract holes majority carriers to accumulate at the in-
terface between substrate and thermal oxide, but for holes
FIG. 4. The scan-rate dependence of stored charges in an Au nanocrystal.
The positive and negative stored charges denote electrons and holes,
respectively.
FIG. 5. Charge retention characteristics of the Au nanocrystals embedded in
SiO2 matrix using ±6 V gate voltage stressing for 1, 10, and 30 s, respec-
tively. The positive and negative stored charges denote electrons and holes,
respectively.
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the interface. In addition, the tunneling probability of elec-
trons is larger than holes. Therefore, the injection of elec-
trons back into the substrate to compensate the accumulation
of holes should be easier than the injection of holes back into
the substrate. It can explain why the electron-loss rate is
larger than the hole-loss rate observed from Fig. 5. After a
long duration time, the stored electrons are almost com-
pletely lost and the flatband voltage, Vfb, shifts to the experi-
mental value of reference sample, but the holes stored in the
nanocrystals can reach a stable state.
In conclusion, metal-oxide-semiconductor structures
containing Au nanocrystals were successfully fabricated
from the agglomeration of an ultrathin Au layer embedded in
the SiO2 matrix. A significant memory effect was observed
from the hysteresis in high-frequency C-V relation even at a
low operating voltage of 2 V. Either electrons or holes stored
in the Au nanocrystals were found from applying positive or
negative gate voltage, respectively. Although it has a lower
charging rate, the relatively stable characteristics of charge-
retention for holes stored in the Au nanocrystals was demon-
strated.
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